This paper presents the analysis of a nonisolated high-voltage-gain single-switch dc-dc converter based on the integration of the boost and SEPIC topologies. The converter employs a voltage multiplier at the output of the SEPIC stage, which is connected in series with the output of the boost stage, aiming a high step-up ratio operation with limited duty cycle values. An accurate steady state analysis considering the influence of the leakage inductance of the SEPIC coupled inductor in the energy transfer process is detailed in the paper. The several theoretical results are then used to derive a design methodology for the circuit. Experimental results for a 500 W, 48 V input voltage, 400 V output voltage, 96.3% peak efficiency and 100 kHz switching frequency prototype are provided to demonstrate the feasibility of the proposed scheme and to validate the mathematical analysis carried out.  Keywords -High voltage gain, integrated boost-SEPIC, snubberless converter, renewable energy systems. BIOGRAPHIES Bruno Gomes de Assis, born in 05/26/1997 in Avaré-SP is an electrical engineering student with the Federal University of Technology -Parana.
I. INTRODUCTION
According to the U.S. EIA (Energy Information Administration), the worldwide energy consumption will be increased by approximately 30% until 2040. Non-renewable sources, such as natural gas, coal and oil, are responsible for 70% of the overall energy production. In addition to the concern with energy scarcity due to the limited availability of the sources, fossil resources are also known to have the negative impact of polluting the environment and thus contributing for global warming [1] . Although fossil resources remain as the predominant energy sources in the present, it is expected that the energy production from renewable sources increases at the average rate of 2.3% per year until 2040 [1] . In this sense, it is crucial that the electronic systems used for energy processing exhibit an increased efficiency and reduced cost.
Concerning renewable sources, such as fuel cell and photovoltaic, systems processing power levels in the order of hundreds of Watts are usual and energy is made available at low voltage levels. Therefore, dc-dc converters operating with high voltage gain become a necessity. In this sense, it is known that the conventional boost converter would be the straightforward choice for non-isolated applications, but its efficiency tends to be drastically reduced as the voltage gain is increased [2] - [4] . In order to overcome this issue, Manuscript received 21/03/2019; first revision 25/04/2019; accepted for publication 06/07/2019, by recommendation of Editor Marcello Mezaroba. http://dx.doi.org/10.18618/REP.2019.3.0025. numerous solutions have been proposed in the literature [2] - [27] . As addressed in [2] - [4] , most of them are based on the boost converter using a two-winding coupled inductor for achieving a high step-up ratio with limited duty cycle values. However, some problems related to the blocking voltage on the semiconductors and high input current ripple can reduce the overall system performance and increase the component count. According to [3] , the key characteristics of a high step-up dc-dc converter for renewable energy applications are: (a) high efficiency; (b) low component count; (c) reduced cost and size; and (d) low-ripple input current. Aiming to meet the most these characteristics, high-voltage gain dc-dc converters based on the SEPIC have been proposed, as can be seen in [5] - [14] . The circuits proposed in [7] , [10] , [12] - [14] employ coupled inductor and voltage multiplier cells to obtain high-voltage gain, while in [5] , [8] , [9] , [11] only coupled inductor is used. Other examples of high step-up dc-dc converters based on the conventional boost or SEPIC converters can be found in [15] - [25] . In [16] , the boost-flyback converter is proposed, which requires a dissipative circuit to clamp the voltage on the output diode and also a high number of turns ratio to achieve high voltage gain. The boost-based circuits introduced in [17]- [19] also employ voltage multiplier cells, while the topologies presented in [20] - [25] use more than one active switch to perform interleaved operation ([20]- [22] ) and soft switching on the devices ([23]- [25] ). In [26] , a high efficiency two-switch buck-based solution exhibiting a linear voltage gain and with soft-switching capability was proposed. Another two-switch topology was introduced in [27] , based on the conventional boost-flyback converter.
In the circuit presented in this work, which has been previously studied in [7] employing a quasi-resonant strategy, the blocking voltage of all semiconductors is naturally clamped, thus not requiring the addition of auxiliary snubber or clamping circuits in a practical implementation.
A detailed qualitative and quantitative description of the circuit operation is provided in this paper, along with a stepby-step design procedure and experimental verification of the key theoretical results. Finally, the analysis is validated through experimental tests performed with a 500 W prototype operating at a switching frequency of 100 kHz.
II. HIGH-VOLTAGE-GAIN BOOST-SEPIC DC-DC CONVERTER
The power stage of the high step-up boost-SEPIC dc-dc converter using a voltage multiplier cell (IBS-VM), firstly introduced in [7] under a quasi-resonant operation, is shown in Figure 1 . The circuit is the result of the integration between the boost and SEPIC topologies, in which the shared elements are the input inductor Lin and the switch S. The elements C1, C2, C3, C4, T, D1 and D2 compose the remaining SEPIC stage, while D3 completes the boost segment.
In addition to increasing the voltage gain, this configuration prevents voltage ringing to occur on diodes D1 and D2, since their blocking voltages are clamped by capacitors C2 and C3. Hence, no additional snubber or clamping circuit must be included in the system to limit the voltage spikes on these components. It is also noteworthy that using the voltage multiplier configuration completely changes the operating principle of the coupled inductor T, given that the average value of its magnetizing current must be null at steady state. Consequently, the coupled inductor operates as a conventional transformer and do not require gap to prevent core saturation.
III. OPERATING PRINCIPLE AT STEADY STATE
In order to perform the analyses performed in this paper, two simplifying assumptions are made:
1) The voltages on C1, C2, C3 and C4 and the current through Lin are considered ripple free (treated as constants);
2) All semiconductors are treated as ideal elements. The qualitative analysis of the IBS-VM converter reveals the existence of five distinct operating stages within a switching cycle in the continuous conduction mode (CCM), as depicted in Figure 2 . The CCM operation in the IBS-VM converter is defined on iLin, which never becomes null during the switching period. A brief explanation on each operating stage is given as follows:
First stage (t0 -t1) [cf., Figure 2 (a)]: starts when the switch S is turned on at t = t0. The input voltage source transfers energy to Lin and the inductance Lk is discharged. Energy is also being transferred to the output capacitor C2. As soon as Lk is completely discharged, this stage ends.
Second stage (t1 -t2) [cf., Figure 2 (b)]: as soon as ik has its direction reversed, at the beginning of the second stage, diode D1 blocks and D2 becomes forward biased. In this stage, energy is still transferred to Lin. Regarding the output stage, only C3 receives energy. At t = t2, the switch S is turned-off, thus finishing this stage.
Third stage (t2 -t3) [cf., Figure 2 (c)]: the blocking of S makes diode D3 to become forward biased. This stage is of great importance in the converter operation, since it prevents the leakage inductance of the transformer to generate a voltage spike on the switch by providing a current path towards the output capacitor C4. This stage is completed when ik becomes positive.
Fourth stage (t3 -t4) [cf., Figure 2 (d)]: at t = t3, ik becomes positive, implying that D1 and D2 become forward and reverse biased, respectively. During this stage, energy is transferred to the output capacitors C2 and C4. At t = t4, D3 blocks since ik becomes equivalent to iin, thus finishing the fourth stage.
Fifth stage (t4 -t5) [cf., Figure 2 (e)]: during fifth and last operating stage, the current through Lk is maintained equal to Iin. The only output capacitor receiving energy is C2. As soon as the switch S is turned on, this stage ends and the switching cycle is over.
Based on the description of the five steady-state operating stages of the converter, whose equivalent circuits are Fig. 1 . High-voltage-gain dc-dc converter based on the integration of the boost and SEPIC topologies employing a voltage multiplier cell [7] . presented in Figure 2 , one can derive the voltage/current waveforms on every element of the circuit. The key waveforms regarding the operation of the IBS-VM converter at steady state are given in Figure 3 .
IV. MATHEMATICAL ANALYSIS AT STEADY STATE
In this section, an accurate mathematical analysis considering the influence of the leakage inductance Lk in the energy transfer process is performed for the converter using the proposed non-resonant scheme. This accurate analysis provides the means to quantify the influence of Lk on the static gain and to demonstrate that D1, D2 and D3 turn off with ZCS. Some initial definitions are made as follows: .
Where: ∆tk corresponds to the duration of the kth operating stage; Ts and fs refer to the switching period and switching frequency, respectively; α is a factor involving the switching frequency, the leakage inductance Lk and the output resistance Ro; M is the static gain and q2, q3 and q4 are the partial static gains.
On analyzing the five operating stages, one can determine the set of equations
that must hold whenever the converter operates at steady state, where n corresponds to the primary to secondary number of turns ratio of the transformer. The parameters Iin and Ik,min are unknown current levels indicated in Figure 3 to be determined at the end of the analysis. Similarly, the partial output voltages VC2, VC3 and VC4 are unknowns to be found in order to completely quantify the steady-state energy transfer behavior of the IBS-VM converter.
The output voltage can be varied by means of duty cycle adjustment in the pulse-width-modulation (PWM) applied to the switch S. From the key waveforms depicted in Figure 3 , it is possible to verify that D tt f     (6) and 3 4 5 (1 )
relate the durations of the five operating stages of the IBS-VM converter with the duty cycle set in the PWM The last set of equations necessary to solve the problem is obtained from the Volt-second balance on the magnetizing inductance Lm and the Ampère-second balance on the output capacitors C2, C3 and C4, as given by
It is noteworthy that applying the Ampère-second balance on C1 would be redundant, since the resulting equation is a linear combination of (9) and (10) . Also, the voltage across C1 can be calculated prior to this analysis, observing that 1 C in VV  (11) in order to guarantee that the average value of the voltages on Lin, Lk and Lm are all null in steady state.
Finally, in general, it is interesting to have the results in terms of the output voltage, which is (12) in this converter, given that the output capacitors are associated in series. On solving the system formed by the set of equations (2)-(10) and (12) , the values of Iin, Ik,min, VC2, VC3, VC4, ∆t1, ∆t2, ∆t3, ∆t4 and ∆t5 can be calculated and a complete mathematical description of the converter is achieved. However, given the extension of the solution, the results are not provided in this paper, but with the aid of a computer software one could easily solve the equations for any set of parameters.
Finally, the average value of the output current is given by
At this point, it is important to mention that further analyses, such as voltage/current stresses, conduction losses, switching losses, small-signal dynamic modeling and even an optimization of the converter would require these results to be carried out. However, they are not performed in this paper for the reason of being beyond the scope of this research.
A. Input Current Ripple
The choice of Lin has a direct impact on the input current ripple, as given by . in Lin s in DV I fL  (14) Therefore, it is possible to determine the value of Lin such that input current ripple is limited to some desired value, which is an important theoretical result for the adequate design of the converter.
B. Voltage Ripples on C1, C2, C3 and C4
In this section, the voltage ripples on the capacitors contained in the power stage of IBS-VM converter are derived. These results are fundamental to determine the capacitance values that keep the voltage ripples limited to maximum specified values. It is noteworthy that the voltage ripples on C2, C3 and C4 depend on the load characteristics, which is here considered purely resistive. However, based on the content of this paper, the reader can easily derive these ripples for other kinds of load.
The voltage ripple on C1 is computed based on the current waveform depicted in Figure 4 . The highlighted area is the region correspondent to the discharge of C1. Thus, the voltage ripple ∆VC1 can be determined by   1 .
tt
Computing the values of the areas A1 and A2 and substituting the values of Ik,min, ∆t2 and ∆t3 into (15) yields
which provides the voltage ripple on C1 as a percentage of the input voltage Vin and in terms of the definitions established in (1). By proceeding in a similar way, the voltage ripples on C2, C3 and C4 can be computed. Figure 4 also presents the waveforms of the currents through C2, C3 and C4, highlighting the charging regions of these capacitors. The analysis of these waveforms results in the percent voltage ripples given by min  23  3  3%  3  3 ,min  3 2 
where: Io corresponds to the constant output current drained by the output resistance Ro.
The results (17) and (18) could also be written in terms of the definitions established in (1) . However, due to the extension of the resulting equations, they are provided in terms of the auxiliary parameters used in the mathematical analysis.
C. Static Gain
On solving the set of equations (2)- (10) and (12), it is possible do demonstrate that the ideal static gain (considering α → 0) of the IBS-VM converter is given by
There is no closed-form solution for the static gain of the IBS-VM converter considering nonzero values for Lk. However, with the aid of a computer program, the set of equations provided in the mathematical analysis can be solved and the static gain can be evaluated for any operating condition.
In order to demonstrate how Lk affects the static gain, some graphs are provided next. It is noteworthy that the load characteristic and switching frequency have influence on the static gain whenever Lk ≠ 0. It means that M is also dependent on the values of Ro and fs, and consequently on α, in addition to D and n. Figure 5 shows static gain curves for some values of α considering n = 2, which is drawn from the numerical solution of the system formed by the set of equations (2)-(10) and (12) .
D. ZCS on Diodes D1, D2 and D3
The existence of the inductance Lk in the circuit allows limiting the derivatives of the current through the coupled inductor. Consequently, the slew rates of the currents on D1 and D2 are also limited. It means that if Lk is high enough, ZCS is achieved on these diodes. In order to verify the switching conditions on D1 and D2, the slew rate of the current through these elements must be computed prior to their blocking. The blocking of D1 and D2 occurs at the end of the first and third stages, respectively. The slew rate (SR) of their current prior to the blocking event is given by (21) and  
  (22) respectively.
The same reasoning applies to D3, the current of which decreases with a slew rate of
  (23) before it turns off at the end of the fourth stage.
The results (21)-(23) allow the designer to verify whether the switching losses of D1, D2 and D3 are as low as desired. If these losses must be further reduced, a small external inductor can be added to the circuit to lower the slew rate of the currents through the diodes. Alternatively, the coupled inductor could have its construction oriented to increasing Lk, thus not requiring the addition of another element to the circuit.
E. Blocking Voltages on the Semiconductors
One of the key advantages of the IBS-VM converter is that the blocking voltages of its semiconductors are lower than the output voltage Vo. Specifically, the maximum voltages on S, D1, D2 and D3 are given by (24) and (25) are fundamental to choose adequate devices when designing the IBS-VM converter.
F. Performance Comparison with Other Topologies
To finish the theoretical analysis of the IBS-VM converter, a comparative performance with other converters based on the SEPIC topology is presented in the Table I . The chosen initial criteria for comparison are the existence of a single switch and low-ripple input current performed by all circuits. The converters of [10] and [11] have the same components count, voltage gains and voltage stress on the main switch of the IBS-VM converter, but the sum of the voltage stress on the diodes of [11] is higher. Comparing only with [10] , the sum of the energy stored in the four capacitors is lower in the IBS-VM converter, and thus the proposed solution potentially requires a lower volume of capacitive elements. Regarding the circuits proposed in [12] and [13] , they employ more components than the IBS circuit studied in this work, however their voltage gains are higher. Both circuits present lower voltages stress on the main switch, while the sum of the voltages on the diodes of [12] and [13] is similar and higher than that verified in the IBS-VM converter, respectively.
V. STEP-BY-STEP DESIGN METHODOLOGY
In this section, a step-by-step design procedure for the high step-up integrated boost-SEPIC converter based on the mathematical analysis performed in section IV is detailed. This is done by gathering the main results derived in section IV and then proposing sequential steps to determine the values of the converter's parameters that meet a set of design specifications. The suggested steps are as follows:
1) Specify the desired distribution of the output voltage Vo between the partials VC2, VC3 and VC4 in accordance with (12);
2) Find Iin, Ik,min, ∆t1, ∆t2, ∆t3, ∆t4 and ∆t5 in terms of D, n and Lk using the set of equations (2)-(8);
3) Solve numerically the system of equations (9), (10) and (13) and determine the values of D, n and Lk that satisfy the design specifications; 4) Calculate the value of Lin using (14); 5) Compute the values of C1, C2, C3 and C4 using (16), (17), (18) and (19) , respectively; 6) Determine the RMS values of voltages and currents on the primary and secondary windings of the coupled inductor T. The voltages can be determined from the analysis of the equivalent circuits provided in Figure 2 and the current stresses can be computed from the waveform of ik depicted in Figure 3 . These values are necessary to the physical design Calculate the voltage and current stresses on the semiconductors using the several results obtained from the theoretical analysis (the equations regarding the stresses have not been included in section IV due to their extension).
VI. EXPERIMENTAL RESULTS
Aiming to validate the theoretical analysis carried out, a 500 W prototype of the IBS-VM converter with the specifications listed in Table II was built and tested in laboratory. The design procedure discussed in the previous section was used to determine the parameters values shown in Table III . It is noteworthy that including an external inductance to increase the value of Lk lead to a slight modification on the distribution of the output voltage between VC2, VC3 and VC4, as highlighted in Table II . Figure 6 exhibits a picture of the IBS-VM converter prototype built for the experimental tests.
Key experimental waveforms were taken at the nominal operating condition to validate the theoretical analysis performed in this paper. Output voltage and current and input voltage and current waveforms are depicted in Figure 7 (a), in which an input current ripple of 24% is verified. The output voltage Vo and its respective partials (VC2, VC3 and VC4) are shown in Figure 7(b) . Measurements indicate 154.4 V, 136.6 V and 110 V for VC2, VC3 and VC4, respectively, which are close to their specified values. As can be seen in Figure 7 (c), a duty cycle value of 0.558 was necessary to ensure the operation with a constant output voltage value of 400 V, being this value higher than the 0.518 predicted in the theoretical analysis. This difference is due to the losses on the components that have been disregarded in the mathematical analysis. The blocking voltages VS, VD1, VD2 and VD3 and the currents iS, iD1, iD2 and iD3 are shown in Figure 8 [5] . It is important to observe that the blocking voltage of every semiconductor has a lower value than the output voltage (400 V). Figure 9 (a) presents the voltage on C1 along with the input voltage, proving the validity of (11) . It also verified that the ripple on VC1 is in accordance with the design specifications. The waveform of the current through Lk is depicted in Figure  9 (b). Some resonance is observed in this waveform caused by the existence of a nonzero voltage ripple on C1, which has been disregarded in the theoretical analysis. However, this resonance plays a minor role in the energy transfer process, given the good agreement between the measurements and the design specifications.
Finally, efficiency measurements for several values of output power are shown in Figure 10 . The measurements were performed maintaining the output voltage fixed at 400 V. A maximum efficiency of 96.3% was observed at 40% of the rated output power. At nominal conditions, the converter exhibited an efficiency level of 95.3%. It is noteworthy that the efficiency is above 94.9% for the entire range of 10-100% of output power. In order to verify the performance of the IBS-VM converter under input voltage variations, efficiency measurements were taken considering an input voltage range of 30-48 V and Pout = 500 W, as depicted in Figure 11 . As expected, an efficiency drop is verified as the input voltage is decreased due to higher current stresses. The efficiency values were obtained using the precision power analyzer Yokogawa WT500 and the waveforms depicted in Figures 7, 8 and 9 were acquired with the digital oscilloscope Tektronix DPO 7254.
VII. CONCLUSION
In this paper, the operation of a snubberless high-voltagegain dc-dc converter based on the integrated boost-SEPIC was investigated. Differently from the conventional IBS converter reported in [5] , the use of a voltage multiplier cell at the output of the SEPIC stage enables the circuit to operate with a higher voltage gain and also prevents the coupled inductor to have a dc level on its magnetizing current. Moreover, the leakage inductance of the coupled inductor, which usually generates voltage spikes during switching in many coupled-inductor based converters, plays an important role in providing ZCS to diodes D1 and D2 in the IBS-VM converter.
An accurate mathematical analysis considering the influence of the leakage inductance on the energy transfer process was detailed. Based on these results, the designer is able to determine the set of parameters that ensures the operation of the IBS-VM converter under pre-specified conditions. Moreover, the results could be used for an optimized converter design, since they provide the basis to compute all voltage and current stresses on the elements of the circuit. Experimental results validated the theoretical analysis and demonstrated the good performance of the IBS-VM converter over a wide output power range.
Overall, the IBS-VM converter using a voltage multiplier cell has demonstrated potential for application in systems requiring a high-step-up dc-dc converter at power levels of hundreds of Watts, mainly due to its low input current ripple, high voltage gain with reduced duty cycle levels, high efficiency and need for only a single active switch.
